
package memandwritebackstage
import chisel3._
import chisel3.util._

import decoderstage.StallInfo
class M_D_Bus extends Bundle{
  val M_stallInfo = new StallInfo
}
class MemStage {

}
